|Home||S-100 Boards||History||New Boards||Software||Boards For Sale|
|Forum||Other Web Sites||News||Index|
However you can actually transfer
control over to our slave
8086 CPU board.
I want to stress that this is just a "starter CPU board" for an S100 bus system.
The schematic for this board is available at the bottom of this page.
|JP4,JP5,JP6,JP7||Used if the there is no reset, power on reset circuit in your system. (Normally all connected).|
|K1||Either the S100 bus NMI (pin 12) or the Power Fail/Error (pin98) triggers the Z80 NMI input pin|
|P4||Pin 1-2 to deliver a 2MHz clock to pin 49 on the bus. Pin 3-4 to deliver the MWRT signal to the bus. (Normally both jumpers are closed)|
|K2||Normally 2-3. Not really used here.|
|JP1, JP2, JP3||This provides extra ground lines on board IF ALL boards in the system meet IEEE-696 specs. Normally unconnected.|
|JP37||Normally 1-2 (pSync timing). For some older S100 boards try 2-3.|
|P113||Sets number of wait states for onboard EEPROM (0-8). No wait states needed with onboard EEPROM|
|P114||Sets number of wait states for all S100 bus I/O (0-8). No wait states needed at 5 MHz|
|P57||Sets number of wait states for onboard RAM (0-8). No wait states needed with onboard RAM|
|K103||With onboard ROM & RAM 1-2. If External RAM S100 boards are used, jumper 2-3 along with K106 1-2|
|K106||Normally 2-3. Jumper 1-2 to inactivate the on board RAM -- along with K103 1-2.|
|K105||Jumper 1-2 for no lower 32K page select. 2-3 allows "high" or "Low" 32K RAM pages within the CPU's 64K address space (Normally 2-3)|
K107 normally 1-2. (2-3 is for a front panel setup, not normally used).
|K101||Inactivates address lines A16 -A23 (for older pre IEEE-696 boards) Normally 1-2|
|P101||EEPROM Address line A12. For address F000H to FFFFH Jumper 2-3 (lower 4K of EEPROM)|
|JP8||Address line A11. Normally jumpered 1-2|
|JP9||Not used with 27C64K EEPROMS|
|P104||Apply Vcc to IDE adaptor, normally closed|
|K102||IDE Drive select. Only one drive on this board so Jumper 1-2.|
|P8,9,19||These jumpers set the location of where the CPU will find the ROM Monitor. Normally it will be at F000H, so P6 1-4 pins connect to P10 1-4 pins. P9 is unconnected.|
|P3||These are jumpers must match the above P8, 9, 10 jumpers so jumper 1-2, 3-4, 5-6 & 7-8.|
ddcommand is the recommended way to write an image to a cf card in linux.
. Over 98% of all installations currently use version 4.04.
SCOM32.EXE - Shamrock ShamCom Terminal
OWL501T.DLL (by Borland
International) - Borland C++ 5.01 (ObjectWindows Library)
This page was last modified on 01/05/2017