Re: [N8VEM-S100:970] V96BMC-33LP - 386 -> 486 migration

[mike <mi...@pikeaero.com>]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

We might want to also take into consideration the possibility of
developing a 486 board in the future, in which case, the 486 does have
a burst access mode so might in theory take advantage of the full
capabilities of the V96BMC. So if we where to go that route, we should
keep that in mind when designing the memory board.

- --Mike

On 07/16/2012 01:50 AM, mike wrote:
> 
> 
> Actually the basic access timing diagram in the one document shows 
> ~BLAST falling at the rising edge of the first PCLK and the other 
> shows at the first falling edge, so maybe PCLK is not the right 
> reference, perhaps it's relative to ~ADS?
> 
> In any case, it looks like the idea is that you assert ~BLAST
> shortly after the beginning of the transaction cycle, and that
> indicates that it is basic access I think.
> 
> --Mike
> 
> On 07/16/2012 01:33 AM, mike wrote:
> 
> 
>> My understanding is that the device is capable of doing burst
>> mode or basic access mode.
> 
>> If you look at the timing diagrams that show basic timing vs
>> burst mode timing it looks like to do basic timing you would have
>> to come up with something that would simulate ~BLAST on the first
>> falling PCLK at the start of a read or write since I don't think
>> the 386 has a BLAST signal (i.e. does not have a burst mode).
> 
>> Don't take that to the bank, but that's my take on it so far.
> 
>> --Mike
> 
>> On 07/16/2012 01:11 AM, John Monahan wrote:
> 
>>> It looks like it only does "Burst mode refresh".  Can this 
>>> refresh mode be done with the 80386.   Are special DRAM chips 
>>> required. John
> 
> 
>>> John Monahan Ph.D e-mail: mon...@vitasoft.org Text: 
>>> mon...@txt.att.net
> 
> 
>>> -----Original Message----- From: n8vem...@googlegroups.com 
>>> [mailto:n8vem...@googlegroups.com] On Behalf Of mike Sent: 
>>> Sunday, July 15, 2012 8:47 PM Cc: n8vem...@googlegroups.com 
>>> Subject: [N8VEM-S100:962] V96BMC-33LP - More documents
> 
> 
>>> More documents on the V96BMC chip.
> 
>>> There is one document that covers programming the plain V96BMC
>>>  (not Rev-D) so only appear to be capable of driving 256MB
>>> DRAMs but should be pretty similar. I'll continue to see if I
>>> can find the programming data for Rev-D.
> 
>>> --Mike
> 
> 
> 
> 
> 
> 
> 

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/

iQEcBAEBAgAGBQJQA6+uAAoJEA7EcEr0emgf3dQH/16LLgne1OotAqMMigN6HV23
Ga9cdyY1nlqZB85wTQhjKjlwGZFgzdZravAFS7C61HXigLL/9UeCXUQVdm4vbWTH
+YntbYADLmgfn5vLbs/aXLha9tKd/hCg2NaOLqBlS//yeo8L2sc+tTYdbTJ2ayo4
HOR/LBaSGWfZFvKcbcRfmKZg5sdNvNVsFwmz5UL/qbVqNrta4Y1HWA3getDLKgOn
dVHwg6MzVpaTwFYNiQ9GhGS5nYoMGDidIApyfYHS3twzPhzl5p6gg8nNAQjqzbvm
SgHY0icvVGpAUYo7p00hKW09Y0SqfjCLrjPeKG8nFUmypXlph7+7WvQRVSZBVBQ=
=svlT
-----END PGP SIGNATURE-----