Re: [N8VEM-S100:966] V96BMC-33LP - More documents

[mike <mi...@pikeaero.com>]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

My understanding is that the device is capable of doing burst mode or
basic access mode.

If you look at the timing diagrams that show basic timing vs burst
mode timing it looks like to do basic timing you would have to come up
with something that would simulate ~BLAST on the first falling PCLK at
the start of a read or write since I don't think the 386 has a BLAST
signal (i.e. does not have a burst mode).

Don't take that to the bank, but that's my take on it so far.

- --Mike

On 07/16/2012 01:11 AM, John Monahan wrote:
> 
> It looks like it only does "Burst mode refresh".  Can this refresh
> mode be done with the 80386.   Are special DRAM chips required. 
> John
> 
> 
> John Monahan Ph.D e-mail: mon...@vitasoft.org Text:
> mon...@txt.att.net
> 
> 
> -----Original Message----- From: n8vem...@googlegroups.com
> [mailto:n8vem...@googlegroups.com] On Behalf Of mike Sent:
> Sunday, July 15, 2012 8:47 PM Cc: n8vem...@googlegroups.com 
> Subject: [N8VEM-S100:962] V96BMC-33LP - More documents
> 
> 
> More documents on the V96BMC chip.
> 
> There is one document that covers programming the plain V96BMC
> (not Rev-D) so only appear to be capable of driving 256MB DRAMs but
> should be pretty similar. I'll continue to see if I can find the
> programming data for Rev-D.
> 
> --Mike
> 
> 
> 

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/

iQEcBAEBAgAGBQJQA6fAAAoJEA7EcEr0emgfekMH/RPfkbfYX6nJWZ7hGVGq1ppz
miuLixBBOG01N8of2laB92jwzTE3jLWqZOknZEp1KOBX6dbu2Tch/u4GiIaDNXaK
uay0EICkex7uuYbmy3nfLXo9vyVeHy4q9sxjVlduRmwX3eywRprWg1P4eMf3l6Dy
wt/RjxPluG5Dv+iO3/K2O0dl8gWkYmlza0ZZFlSaQ7ONRK2mthui3D0y0XVSqrKj
GOcxz25kStX/fhlBNzNot0gU894p96dQvxN83PPfSqkj1HL2GhfGEW2LP4/4bAJZ
lH6nTHeTcyv5utCbo6BJ5tcbAoIqLDkfY57CycP0EEOjQ7j8a8xJs3VZ8TJYf6Q=
=n2Iy
-----END PGP SIGNATURE-----