[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: [N8VEM-S100:1448] New/Old Project (Altair restoration)

Rob -

Thanks.  I knew I'd be in for an education with this question either way.

- Eric

-----Original Message-----
From: n8vem...@googlegroups.com [mailto:n8vem...@googlegroups.com]On
Behalf Of Rob Doyle
Sent: Saturday, February 23, 2013 9:05 PM
To: n8vem...@googlegroups.com
Subject: Re: [N8VEM-S100:1448] New/Old Project (Altair restoration)

> The output from the 8080 is a healthy 4.9V where it goes into the
> 74LS367, but on the output side it is only 3.4V. This low voltage
> value for a high logic state seems like a potential problem to me. Am
> I right?


The TTL output voltages are described by the VOH (Output High) and the
VOL (Output Low) specifications in the data sheet.

It is normal for TTL the minimum VOH to be 2.7V and a maximium VOL to be
0.5V. IOW, a TTL output is guaranteed to be above 2.7V when high and
below 0.5V when low.

Conversely the TTL input voltages are described by the VIH (Input High)
and the VIL (Input Low) specifications in the data sheet.

A typical minimum VIH is 2.0V and a maximum VIL is 0.8V. Therefore a
worst-case output can drive a worst-case input with good margin
including some amount of loading.

There isn't anything wrong with the voltages that you've measured.

Note: the above applies to TTL voltages. If I recall correctly, the
i8080 is an NMOS device so none of the above description applies to the
inputs or outputs of the i8080. NMOS has a completely different output
structure (depletion mode FET to VDD) which is why you're seeing higher
output voltages. That's not to say that the TTL and NMOS circuitry are
incompatible with each other.


You received this message because you are subscribed to the Google Groups
"N8VEM-S100" group.
To unsubscribe from this group and stop receiving emails from it, send an
email to n8vem-s100+...@googlegroups.com.
For more options, visit https://groups.google.com/groups/opt_out.