

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

AT28C64/X

Jameco Part Number 276752

- **Features**
- Fast Read Access Time 120 ns
- Fast Byte Write 200 μ s or 1 ms
- Self-Timed Byte Write Cycle Internal Address and Data Latches **Internal Control Timer Automatic Clear Before Write**
- Direct Microprocessor Control **READY/BUSY** Open Drain Output **DATA Polling**
- Low Power 30 mA Active Current 100 µA CMOS Standby Current
- High Reliability Endurance: 10⁴ or 10⁵ Cycles **Data Retention: 10 Years**
- $5V \pm 10\%$ Supply
- **CMOS and TTL Compatible Inputs and Outputs**
- **JEDEC Approved Byte-Wide Pinout**
- **Commercial and Industrial Temperature Ranges**

Description

The AT28C64 is a low-power, high-performance 8,192 words by 8 bit nonvolatile Electrically Erasable and Programmable Read Only Memory with popular, easy to use features. The device is manufactured with Atmel's reliable nonvolatile technology.

(continued)

Pin Configurations PDIP, SOIC Pin Name Function Top View A0 - A12 Addresses RDY/BUSY CE 28 || 27 || 26 || 25 || 24 || 23 || 22 || Chip Enable (or NC) vcc 1 A12 🗆 A7 🗆 WE 2 OE **Output Enable** 3 NC A6 🗆 4 A8 A9 WE Write Enable A5 🗆 5 A11 OE A10 6 A4 1/00 - 1/07 Data Inputs/Outputs A3 🗆 7 21 A2 🗆 8 RDY/BUSY Ready/Busy Output 20 19 20 || 19 || 18 || 9 CE A1 🗆 A0 □ 10 I/O0 □ 11 I/O7 NC No Connect 1/06 17 || 16 || 15 || I/O1 口 12 1/05 DC Don't Connect I/O2 🗆 13 I/O4 I/O3 GND C 14 LCC, PLCC Top View A7 * VCC NC A12 DC WE TSOP A12 DC 1 32 31 30 3 2 Top View A6 A5 { A4 } OE 6 28 A10 27 CE 2 A11 26 1/07 Α9 з A3 A2 25 A8 4 /06 q NC 24 I/O5 5 WE 23 A1 6 **I**/O4 10 22 vcc /O3 A0 5 11 RDY/BUSY 21 GND 8 NC A12 20 I/O2 12 A7 19 I/O1 10 13 A6 11 18 I/O0 A5 12 17 A0 A4 13 16 A1 I/O's 1 2 DC 3 4 5 VSS 15 A3 14 A2

29 A9 A11 28 { 27 { 26 { 25 { 24 { 23 { 22 { NC OE A10 CE 1/07 21 /06 14151617181920 * = RDY/BUSY (or NC)

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



64K (8K x 8) **CMOS** E²PROM

0001G




Description (Continued)

The AT28C64 is accessed like a Static RAM for the read or write cycles without the need for external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for <u>detecting</u> the end of a write cycle, <u>level</u> detection of RDY/BUSY (unless pin 1 is N.C.) and DATA POLLING of I/O₇. Once the end of a write cycle has been detected, a new access for a read or write can begin. The CMOS technology offers fast access times of 120 ns at low power dissipation. When the chip is deselected the standby current is less than 100 μ A.

Atmel's 28C64 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E^2 PROM are available for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AT28C64/X

Device Operation

READ: The AT28C64 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C64 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the falling edge of WE (or CE); the new data is latched on the rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

FAST BYTE WRITE: The AT28C64E offers a byte write time of 200 μ s maximum. This feature allows the entire device to be rewritten in 1.6 seconds.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line. Pin 1 is not connected for the AT28C64X.

DATA POLLING: The AT28C64 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O₇ (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) V_{CC} sense— if V_{CC} is below 3.8V (typical) the write function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit holding any one of OE low, CE high or WE high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C64 may be set to the high state by the CHIP CLEAR operation. By setting \overline{CE} low and \overline{OE} to 12 volts, the chip is cleared when a 10 msec low pulse is applied to WE.

DEVICE IDENTIFICATION: An extra 32-bytes of E²PROM memory are available to the user for device identification. By raising A9 to $12 \pm 0.5V$ and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.





DC and AC Operating Range

		AT28C64-12	AT28C64-15	AT28C64-20	AT28C64-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	$5V\pm10\%$	$5V\pm10\%$	5V ± 10%

Operating Modes

Mode	CE	OE	WE	I/O
Read	VIL	VIL	VIH	Dout
Write ⁽²⁾	VIL	VIH	VIL	D _{IN}
Standby/Write Inhibit	VIH	X ⁽¹⁾	Х	High Z
Write Inhibit	Х	Х	VIH	
Write Inhibit	Х	VIL	Х	
Output Disable	Х	VIH	Х	High Z
Chip Erase	VIL	Vн ⁽³⁾	VIL	High Z

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3. V_H = 12.0V \pm 0.5V.


DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μA
ILO	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}			10	μA
ISB1	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1.0V$			100	μA
lana	Vee Stendby Current TTI	$\overline{CE} = 2.0V$ to $V_{CC} + 1.0V$	Com.		2	mA
I _{SB2}	V _{CC} Standby Current TTL	CE = 2.00 10 VCC + 1.00	Ind.		3	mA
	V _{CC} Active Current AC	<u>f = 5 MHz; l_{OUT} = 0 mA</u>	Com.		30	mA
ICC	VCC Active Current AC	CE = VIL	Ind.		45	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage			2.0		V
Vol	Output Low Voltage	I _{OL} = 2.1 mA = 4.0 mA for RDY/BUSY			.45	V
Vон	Output High Voltage	Іон = -400 μА		2.4		V

AC Read Characteristics


		AT28	C64-12	AT28	C64-15	AT28	C64-20	AT28	C64-25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		120		150		200		250	ns
t _{CE} ⁽¹⁾	CE to Output Delay		120		150		200		250	ns
toe (2)	OE to Output Delay	10	60	10	70	10	80	10	100	ns
t _{DF} ^(3, 4)	\overline{CE} or \overline{OE} High to Output Float	0	45	0	50	0	55	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

AC Read Waveforms ^(1, 2, 3, 4)



- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. \overline{OE} may be delayed up to $t_{CE} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} - t_{OE}$ after an address change without impact on t_{ACC} .

Input Test Waveforms and Measurement Level



3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).

OUTPUT

100 pF


4. This parameter is characterized and is not 100% tested.

Output Test Load

5.0V

1.8K

1.3k



	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
COUT	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.







AC Write Characteristics


Symbol	Parameter		Min	Мах	Units
tas, toes	Address, OE Set-up Time		10		ns
t _{AH}	Address Hold Time		50		ns
twp	Write Pulse Width (\overline{WE} or \overline{CE})		100	1000	ns
t _{DS}	Data Set-up Time		50		ns
tdh, toeh	Data, OE Hold Time		10		ns
tcs, tcH	\overline{CE} to \overline{WE} and \overline{WE} to \overline{CE} Set-	up and Hold Time	0		ns
tDB	Time to Device Busy			50	ns
	Write Cycle Time	AT28C64		1.0	ms
twc		AT28C64E		200	μs

AC Write Waveforms





CE Controlled






Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
tоен	OE Hold Time	10			ns
tOE	OE to Output Delay ⁽²⁾		ns		
t _{WR}	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

Data Polling Waveforms



Chip Erase Waveforms








5.50

400



2-200

AT28C64/X

Ordering Information ⁽¹⁾

tacc	lcc	(mA)	Onderin a Code	Dealassa	On susting Damag
(ns)	Active Standby		Ordering Code	Package	Operation Range
120	30	0.1	AT28C64(E)-12JC AT28C64(E)-12PC AT28C64(E)-12SC AT28C64(E)-12TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-12JI AT28C64(E)-12PI AT28C64(E)-12SI AT28C64(E)-12TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
150	30	0.1	AT28C64(E)-15JC AT28C64(E)-15PC AT28C64(E)-15SC AT28C64(E)-15TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-15JI AT28C64(E)-15PI AT28C64(E)-15SI AT28C64(E)-15TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
200	30	0.1	AT28C64(E)-20JC AT28C64(E)-20PC AT28C64(E)-20SC AT28C64(E)-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-20JI AT28C64(E)-20PI AT28C64(E)-20SI AT28C64(E)-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
250	30	0.1	AT28C64(E)-25JC AT28C64(E)-25PC AT28C64(E)-25SC AT28C64(E)-25TC AT28C64-W	32J 28P6 28S 28T DIE	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-25JI AT28C64(E)-25PI AT28C64(E)-25SI AT28C64(E)-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.





	Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28S	S 28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					
W	Die					
	Options					
Blank	Blank Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms					
E	• •					



tacc	lcc	(mA)	Ordening Code	Deekere	Oneretion Dense
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C64X-15JC AT28C64X-15PC AT28C64X-15SC AT28C64X-15TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64X-15JI AT28C64X-15PI AT28C64X-15SI AT28C64X-15TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
200	30	0.1	AT28C64X-20JC AT28C64X-20PC AT28C64X-20SC AT28C64X-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64X-20JI AT28C64X-20PI AT28C64X-20SI AT28C64X-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
250	30	0.1	AT28C64X-25JC AT28C64X-25PC AT28C64X-25SC AT28C64X-25TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64X-25JI AT28C64X-25PI AT28C64X-25SI AT28C64X-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Ordering Information

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C64 X	12	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64 X	15	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64 X	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64 X	25	JC, JI, PC, PI, SC, SI, TC, TI

Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
28P6	28 Lead, 0.600" Wide Plastic Dual Inline Package (PDIP)
28S	28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)

