



OCTOBER 1975 - REVISED DECEMBER 1983

- PNP Inputs and 3-State Outputs Maximize I/O and Data Bus Capabilities
- Data Latch Transparency Permits Asynchronous or Latched Receiver Modes
- Mode and Select Inputs Permit Storing With Outputs Enabled or Disabled
- Strobe-Controlled Flag Flip-Flop Indicates Status or Interrupt
- Asynchronous Clear Sets All Eight Data Latches Low and Initializes Status Flag
- High-Level Output Voltage, Typically 4 V, Drives Most MOS Functions Directly
- Direct Replacement for Intel 3212 or 8212 in Most Applications

**SN54S412 . . . J PACKAGE
SN74S412 . . . DW, J OR N PACKAGE
(TOP VIEW)**



**SN54S412 . . . FK PACKAGE
SN74S412 . . . FN PACKAGE
(TOP VIEW)**



description

This high-performance eight-bit parallel expandable buffer register incorporates package and mode selection inputs and an edge-triggered status flip-flop designed specifically for implementing bus-organized input/output ports. The three-state data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flip-flop provides package busy or request interrupt commands. The outputs, with a 4-volt typical high-level voltage, are compatible for driving low-threshold MOS directly.

DATA LATCHES

The eight data latches are fully transparent when the internal gate enable, G, input is high and the outputs are enabled ($OE = H$). Latch transparency is selected by the mode control (M), select (S_1 and S_2), and the strobe (STB) inputs and during transparency each data output (DO_i) follows its respective data input (DI_i). This mode of operation can be terminated by clearing, de-selecting, or holding the data latches. See data latches function table.

MODE SELECTION

An input mode or an output mode is selectable from this single input line. In the input mode, $MD = L$, the eight data latch inputs are enabled when the strobe is high regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken low, the latches will store the most-recently setup data.

In the output mode, $M = H$, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select (S_1 and S_2) inputs. See data latches function table.

PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES


STATUS FLIP-FLOP

The status flip-flop provides a low-level output signal when:

- the package is selected
- a strobe input is received.


This status signal can be used to indicate that the register is busy or to initiate an interrupt type command.

logic diagram



Pin numbers shown on logic notation are for DW, J or N packages.

schematics of inputs and outputs



DATA LATCHES FUNCTION TABLE

FUNCTION	CLEAR	M	$\bar{S}1$	S2	STB	DATA IN	DATA OUT
Clear	L	H	H	X	X	X	L
	L	L	L	H	L	X	L
De-select	X	L	X	L	X	X	Z
	X	L	H	X	X	X	Z
Hold	H	H	H	L	X	X	Q_O
	H	L	L	H	L	X	Q_O
Data Bus	H	H	L	H	X	L	L
	H	H	L	H	X	H	H
Data Bus	H	L	L	H	H	L	L
	H	L	L	H	H	H	H

STATUS FLIP-FLOP FUNCTION TABLE

CLEAR	$\bar{S}1$	S2	STB	INT
L	H	X	X	H
L	X	L	X	H
H	X	X	↓	L
H	L	H	X	L

H ≡ high level (steady state)

L ≡ low level (steady state)

X ≡ irrelevant (any input, including transitions)

Z ≡ high impedance (off)

↓ ≡ transition from low to high level

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S412	-55°C to 125°C
SN74S412	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S412			SN74S412			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
Pulse width, t _w (see Figures 1, 2, and 4)	STB or $\bar{S}1 \cdot S2$			25		25	
Setup time, t _{su} (see Figure 3)	Clear low			25		25	ns
Hold time, t _h (see Figures 1 and 3)				15↓		15↓	ns
Operating free-air temperature, T _A				20↓		20↓	ns
				-55	125	0	70 °C

↓ The arrow indicates that the falling edge of the clock pulse is used for reference.

TYPES SN54S412, SN74S412 (T1M8212) MULTI-MODE BUFFERED LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54S412			SN74S412			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH}	High-level input voltage			2		2		V
V _{IL}	Low-level input voltage				0.85		0.85	V
V _{IK}	Input clamp voltage	V _{CC} = MIN; V _I = -18 mA			-1.2		-1.2	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	3.4	4	3.65	4		V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.85 V	I _{OL} = 15 mA		0.45		0.45	V
I _{OZH}	Off-state output current, high-level voltage applied	DO 1 thru DO 8	V _{CC} = MAX, V _O = 2.4 V		50		50	μA
	Off-state output current, low-level voltage applied	DO 1 thru DO 8	V _{CC} = MAX, V _O = 0.5 V		-50		-50	μA
I _{II}	Input current at maximum input voltage		V _{CC} = MAX, V _I = 5.5 V		1		1	mA
I _{IH}	High-level input current		V _{CC} = MAX, V _I = 5.25 V		20		10	μA
I _{IL}	S1				-1		-1	mA
	M		V _{CC} = MAX, V _I = 0.4 V		-0.75		-0.75	
	All others				-0.25		-0.25	
I _{OS}	Short-circuit output current [§]		V _{CC} = MAX	-20	-65	-20	-65	mA
I _{CC}	Supply current		V _{CC} = MAX, see Note 2		82		82 130	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all outputs open, clear input at 4.5 V, and all other inputs grounded.

3

TTL DEVICES

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM	TO	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	STB, S1, or S2	Any DO	1	C _L = 30 pF, See Note 3	18	27		ns
t _{PHL}		CLR Any DO	2		15	25		
t _{PHL}		D1 _i	DO _i		18	27		
t _{PHL}		S1 or S2	INT		12	20		
t _{PLH}		STB	INT	C _L = 30 pF, See Note 3	10	20		ns
t _{PLH}		S1, S2, or M	Any DO		12	20		
t _{PZH}		S1, S2, or M	Any DO	5	16	25		ns
t _{PZL}				C _L = 30 pF, See Note 3	21	35		
t _{PHZ}		S1, S2, or M	Any DO	5	25	40		ns
t _{PZL}				C _L = 5 pF, See Note 3	9	20		
t _{PLZ}					12	20		ns

t_{PLH} ≡ propagation delay time, low-to-high-level output

t_{PHL} ≡ propagation delay time, high-to-low-level output

t_{PZH} ≡ output enable time to high level

t_{PZL} ≡ output enable time to low level

t_{PHZ} ≡ output disable time from high level

t_{PZL} ≡ output disable time from low level

NOTE 3: See General Information Section for load circuits and voltage waveforms.

PARAMETER MEASUREMENT INFORMATION




FIGURE 1 – STROBE OR SELECT TO DATA OUTPUT




FIGURE 2 – CLEAR INPUT TO DATA OUTPUT




FIGURE 3 – DATA INPUT TO DATA OUTPUT




FIGURE 4 – STROBE OR SELECT TO INTERRUPT OUTPUT




FIGURE 5 – SELECT TO DATA OUTPUT

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265