

ISA\_SEL.PDS

TITLE ROM & RAM ISA\_SEL selection for ISA adaptor with VGA Boards.  
 PATTERN Non Latched  
 REVISION 2  
 AUTHOR John Monahan  
 COMPANY  
 DATE 12/1/2014

CHIP ISA\_SEL PALCE22V10 ; Device not selected

----- PIN Declarations -----

PIN 1 bpSYNC ;S100 bus address valid when high  
 PIN 2 bsVAL ;S100 bus address valid when low  
 PIN 3 SA16 ;ISA Address line 16  
 PIN 4 LA17 ;ISA Address line 17  
 PIN 5 LA18 ;ISA Address line 18  
 PIN 6 LA19 ;ISA Address line 19  
 PIN 7 LA20 ;ISA Address line 20  
 PIN 8 LA21 ;ISA Address line 21  
 PIN 9 LA22 ;ISA Address line 22  
 PIN 10 LA23 ;ISA Address line 23  
 PIN 11 bsOUT ;S100 Port Output  
 PIN 13 bsINP ;S100 Port Input  
  
 Pin 14 bsINTA ;S100 bus INTA  
 Pin 15 VGA\_RAM ;VGA RAM selected\* (active OUTPUT LOW)  
 Pin 16 VGA\_ROM ;VGA ROM selected\* (active OUTPUT LOW)  
 Pin 17 bsMWRT ;S100 Status Mem Write  
 Pin 18 bsMEMR ;S100 Status Mem Read  
 Pin 19 ISA\_SEL ;ISA Board select (active OUTPUT HIGH)  
 Pin 20 VGA\_PORTS ;Port Select from V\_PORTS GAL (active LOW)  
 Pin 21 ISA\_PORT\_READ ;For LED  
 Pin 22 ISA\_PORT\_WRITE ;For LED  
 Pin 23 ISA\_ROM\_READ ;For LED

----- Boolean Equation Segment -----

EQUATIONS

/VGA\_RAM = LA19 \* /LA18 \* LA17 \* SA16 ;Read/Write RAM Bxxx:0H  
 + LA19 \* /LA18 \* LA17 \* /SA16 ;Read/Write RAM Axxx:0H (for EGA  
 Board)

/VGA\_ROM = LA19 \* LA18 \* /LA17 \* /SA16 \* /bsMWRT ;Read ROM C0000 to CxxxxH RAM (Not  
 write)

ISA\_SEL = /VGA\_RAM + /VGA\_ROM + /VGA\_PORTS ;The Main Board address selection  
 line

/ISA\_PORT\_READ = /VGA\_PORTS \* bsINP ;For read VGA Ports LED  
 /ISA\_PORT\_WRITE = /VGA\_PORTS \* bsOUT ;For Write VGA Ports LED  
 /ISA\_ROM\_READ = /VGA\_ROM \* bsMEMR ;For read VGA ROM LED