

4-Mbit (128 K × 36) Pipelined SRAM with NoBL™ Architecture

Features

- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Byte write capability
- 128 K × 36 common I/O architecture
- 3.3 V power supply (V_{DD})
- \blacksquare 2.5 V / 3.3 V I/O power supply (V_{DDQ})
- Fast clock-to-output times
 □ 2.8 ns (for 200-MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- Asynchronous output enable (OE)
- Available in Pb-free 100-pin TQFP package, Pb-free and non Pb-free 119-ball BGA package
- Burst capability linear or interleaved burst order
- "ZZ" sleep mode option

Functional Description

The CY7C1350G is a 3.3 V, 128 K × 36 synchronous-pipelined burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency (NoBL (NoBL)) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of the SRAM, especially in systems that require frequent write/read transitions.


All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which, when deasserted, suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 2.8 ns (200-MHz device).

 $\underline{\text{Write}}$ operations are controlled by the four byte write select $(\overline{\text{BW}}_{[A:D]})$ and a write enable $(\overline{\text{WE}})$ input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

For a complete list of related documentation, click here.

Logic Block Diagram



Errata: For information on silicon errata, see "Errata" on page 19. Details include trigger conditions, devices affected, and proposed workaround.

Revised November 19, 2014



Contents

Selection Guide	3
Pin Configurations	3
Pin Definitions	
Functional Overview	6
Single Read Accesses	6
Burst Read Accesses	6
Single Write Accesses	6
Burst Write Accesses	6
Sleep Mode	6
Interleaved Burst Address Table	7
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Partial Truth Table for Read/Write	9
Maximum Ratings	10
Operating Range	10
Electrical Characteristics	10
Capacitance	11
Thermal Resistance	11
AC Test Loads and Waveforms	11

Switching Characteristics	12
Switching Waveforms	13
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	18
Document Conventions	18
Units of Measure	18
Errata	19
Part Numbers Affected	19
Product Status	19
Ram9 NoBL ZZ Pin Issues Errata Summary	19
Document History Page	20
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	
PSoC® Solutions	22
Cypress Developer Community	22
Technical Support	22




Selection Guide

Description	200 MHz	133 MHz	Unit
Maximum access time	2.8	4.0	ns
Maximum operating current	265	225	mA
Maximum CMOS standby current	40	40	mA

Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout [1]



Note

^{1.} Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 19.



Pin Configurations (continued)

Figure 2. 119-Ball BGA (14 \times 22 \times 2.4 mm) pinout [2]

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	NC/18M	Α	Α	V_{DDQ}
В	NC/576M	CE ₂	Α	ADV/LD	Α	\overline{CE}_3	NC
С	NC/1G	Α	Α	V_{DD}	Α	Α	NC
D	DQ_C	DQP_C	V_{SS}	NC	V_{SS}	DQP _B	DQ _B
E	DQ_C	DQ_C	V_{SS}	Œ ₁	V_{SS}	DQ _B	DQ _B
F	V_{DDQ}	DQ_C	V_{SS}	OE	V_{SS}	DQ _B	V_{DDQ}
G	DQ_C	DQ_C	BW _C	NC/9M	\overline{BW}_B	DQ _B	DQ _B
Н	DQ_C	DQ_C	V_{SS}	WE	V_{SS}	DQ_B	DQ_B
J	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	BW _D	NC	\overline{BW}_A	DQ_A	DQ_A
M	V_{DDQ}	DQ_D	V_{SS}	CEN	V_{SS}	DQ_A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A
Р	DQ_D	DQP_D	V_{SS}	A0	V_{SS}	DQP _A	DQ_A
R	NC/144M	Α	MODE	V_{DD}	NC	Α	NC/288M
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}

Note

^{2.} Errata: The ZZ ball (T7) needs to be externally connected to ground. For more information, see "Errata" on page 19.

Page 5 of 22



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- synchronous	Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW _[A:D]	Input- synchronous	Byte write inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- synchronous	Write enable input, active LOW . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device.
CE ₂	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select/deselect the device.
CE ₃	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device.
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are a <u>llowed</u> to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ ^[3]	Input- asynchronous	ZZ "sleep" input . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs	I/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the address during the clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} and the internal control logic. When \overline{OE} is asserted LOW, the pins can behave as outputs. When HIGH, $\overline{DQ_s}$ and $\overline{DQP_X}$ are placed in a tristate condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .
DQP _[A:D]	I/O- synchronous	Bidirectional data parity I/O lines . <u>Fu</u> nctionally, these signals are identical to DQ_s . During write sequences, $DQP_{[A:D]}$ is controlled by $\overline{BW}_{[A:D]}$ correspondingly.
MODE	Input strap pin	Mode input. Selects the burst order of the device . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence.
V_{DD}	Power supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O power supply	Power supply for the I/O circuitry.
V _{SS}	Ground	Ground for the device.
NC	-	No Connects . Not internally connected to the die. 9M, 18M, 36M, 72M, 144M and 288M are address expansion pins in this device and will be used as address pins in their respective densities.

Note

^{3.} Errata: The ZZ pin needs to be externally connected to ground. For more information, see "Errata" on page 19.



Functional Overview

The CY7C1350G is a synchronous-pipelined burst SRAM designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CO}$) is 2.8 ns (200-MHz device).

Accesses can be initiated by asserting all three chip enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). $\overline{BW}_{[A:D]}$ can be used to conduct byte write operations.

Write operations are qualified by the write enable (\overline{WE}). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip en<u>ables</u> $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CEN} is asserted LOW, (2) \overline{CE}_1 , \overline{CE}_2 , and CE₃ are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus, provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tristate following the next clock rise.

Burst Read Accesses

The CY7C1350G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of

a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE_1 , CE_2 , and CE_3 are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address inputs is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the $\overline{\text{OE}}$ input signal. This allows the external logic to present the data on DQs and DQP_[A:D]. In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQs and DQP $_{[A:D]}$ (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by $\overline{BW}_{[A:D]}$ signals. The CY7C1350G provides byte write capability that is described in the Write Cycle Description table. Asserting the write enable input (WE) with the selected byte write select $(\overline{BW}_{[A:D]})$ input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1350G is a common I/O device, data should not be driven into the device while the outputs are active. The output enable ($\overline{\text{OE}}$) can be deasserted HIGH before presenting data to the DQs and DQP_[A:D] inputs. Doing so will tristate the output drivers. As a safety precaution, DQs and DQP_[A:D] are automatically tri-stated during the data portion of a write cycle, regardless of the state of $\overline{\text{OE}}$.

Burst Write Accesses

The CY7C1350G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE₁, CE₂, and CE₃) and WE inputs are ignored and the burst counter is incremented. The correct $\overline{BW}_{[A:D]}$ inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 , must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.



Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	40	mA
t_{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ active to snooze current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit snooze current	This parameter is sampled	0	1	ns



Truth Table

The Truth Table for part CY7C1350G is as follows. $\left[4, 5, 6, 7, 8, 9, 10\right]$

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Χ	Х	Χ	L	L–H	Tristate
Continue deselect cycle	None	Χ	L	Н	Χ	Х	Χ	L	L–H	Tristate
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Χ	L	Н	Χ	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tristate
Dummy read (continue burst)	Next	Χ	L	Н	Χ	Х	Н	L	L–H	Tristate
Write cycle (begin burst)	External	L	L	L	L	L	Χ	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Χ	L	Н	Χ	L	Χ	L	L–H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	L	L	L	Н	Χ	L	L–H	Tristate
WRITE ABORT (continue burst)	Next	Χ	L	Н	Χ	Н	Χ	L	L–H	Tristate
IGNORE CLOCK EDGE (stall)	Current	Х	L	Х	Χ	Х	Χ	Н	L–H	_
SNOOZE MODE	None	Χ	Н	Х	Х	Χ	Χ	Х	Х	Tristate

Notes

- Device will power-up deselected and the DQs in a tristate condition, regardless of OE.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_[A:D] = tristate when OE is inactive or when the device is deselected, and DQs and DQP_[A:D] = data when OE is active.



Partial Truth Table for Read/Write

The Partial Truth Table for read or write for part CY7C1350G is as follows. [11, 12, 13]

Function	WE	BW _D	BW _C	BW _B	BW _A
Read	Н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ _A and DQP _A)	L	Н	Н	Н	L
Write byte B – (DQ _B and DQP _B)	L	Н	Н	L	Н
Write bytes A, B	L	Н	Н	L	L
Write byte C – (DQ _C and DQP _C)	L	Н	L	Н	Н
Write bytes C, A	L	Н	L	Н	L
Write bytes C, B	L	Н	L	L	Н
Write bytes C, B, A	L	Н	L	L	L
Write byte D – (DQ _D and DQP _D)	L	L	Н	Н	Н
Write bytes D, A	L	L	Н	Н	L
Write bytes D, B	L	L	Н	L	Н
Write bytes D, B, A	L	L	Н	L	L
Write bytes D, C	L	L	L	Н	Н
Write bytes D, C, A	L	L	L	Н	L
Write bytes D, C, B	L	L	L	L	Н
Write all bytes	L	L	L	L	L

Notes

11. X = "Don't Care." H = Logic HIGH, L = Logic LOW. $\overline{\text{CE}}$ stands for all chip enables active. $\overline{\text{BW}}_{X}$ = L signifies at least one byte write select is active, $\overline{\text{BW}}_{X}$ = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

12. Write is defined by $\overline{\text{BW}}_{X}$, and $\overline{\text{WE}}$. See Write Cycle Descriptions table.

13. Table only lists a partial listing of the byte write combinations. Any combination of $\overline{\text{BW}}_{X}$ is valid. Appropriate write will be done on which byte write is active.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with power applied55 °C to +125 °C Supply voltage on V_{DD} relative to GND –0.5 V to +4.6 V Supply voltage on V_{DDQ} relative to GND-0.5 V to $+V_{DD}$ DC voltage applied to outputs in tristate \sim -0.5 V to V_{DDQ} + 0.5 V

DC input voltage	0.5 V to V _{DD} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V – 5%
Industrial	−40 °C to +85 °C	+ 10%	to V _{DD}

Electrical Characteristics

Over the Operating Range

Parameter ^[14, 15]	Description Test Conditions			Min	Max	Unit
V_{DD}	Power supply voltage			3.135	3.6	V
V_{DDQ}	I/O supply voltage			2.375	V_{DD}	V
V_{OH}	Output HIGH voltage	for 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		for 2.5 V I/O, I _{OH} = -1.0 mA		2.0	_	V
V_{OL}	Output LOW voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I _{OL} =1.0 mA		_	0.4	V
V_{IH}	Input HIGH voltage [14]	V _{DDQ} = 3.3 V		2.0	V _{DD} + 0.3 V	V
		V _{DDQ} = 2.5 V		1.7	V _{DD} + 0.3 V	V
V_{IL}	Input LOW voltage [14]	V _{DDQ} = 3.3 V		-0.3	0.8	V
		V _{DDQ} = 2.5 V		-0.3	0.7	V
Ix	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μΑ
	Input current of MODE	Input = V _{SS}		-30	_	μΑ
		Input = V _{DD}		-	5	μΑ
	Input current of ZZ	Input = V _{SS}		-5	_	μΑ
		Input = V _{DD}		-	30	μΑ
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disable	ed	-5	5	μΑ
I _{DD}	V _{DD} operating supply current	$V_{DD} = Max.$, $I_{OUT} = 0 mA$, $f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz	_	265	mA
			7.5-ns cycle, 133 MHz	-	225	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	5-ns cycle, 200 MHz	-	110	mA
		$f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz	-	90	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	V_{DD} = Max, device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	All speeds	-	40	mA

Notes

^{14.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 15. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[14, 15]	Description	Test Conditions		Min	Max	Unit
I _{SB3}	Automatic CE power-down current – CMOS inputs	$V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$	5-ns cycle, 200 MHz	_	95	mA
		$f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz	-	75	mA
I _{SB4}	Automatic CE power-down current – TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds	-	45	mA

Capacitance

Parameter [16]	Description	Test Conditions	100-pin TQFP Max	119-ball BGA Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	5	pF
C _{CLK}	Clock input capacitance	V _{DD} = 3.3 V, V _{DDQ} = 3.3 V	5	5	pF
C _{I/O}	Input/Output capacitance		5	7	pF


Thermal Resistance

Parameter [16]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring	30.32	34.1	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	6.85	14.0	°C/W


AC Test Loads and Waveforms


Figure 3. AC Test Loads and Waveforms





(b)





^{16.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [17, 18]	Donosiutios.	-2	:00	-133		
Parameter [17, 10]	Description	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (typical) to the first access ^[19]	1	_	1	_	ms
Clock			•	•	•	_
t _{CYC}	Clock cycle time	5.0	_	7.5	_	ns
t _{CH}	Clock HIGH	2.0	_	3.0	_	ns
t _{CL}	Clock LOW	2.0	_	3.0	_	ns
Output Times		<u>.</u>				
t _{CO}	Data output valid after CLK rise	-	2.8	_	4.0	ns
t _{DOH}	Data output hold after CLK rise	1.0	_	1.5	_	ns
t _{CLZ}	Clock to low Z [20, 21, 22]	0	_	0	_	ns
t _{CHZ}	Clock to high Z [20, 21, 22]	_	2.8	_	4.0	ns
t _{OEV}	OE LOW to output valid	_	2.8	_	4.0	ns
t _{OELZ}	OE LOW to output low Z [20, 21, 22]	0	_	0	_	ns
t _{OEHZ}	OE HIGH to output high Z [20, 21, 22]	-	2.8	_	4.0	ns
Setup Times						
t _{AS}	Address setup before CLK rise	1.2	_	1.5	_	ns
t _{ALS}	ADV/LD setup before CLK rise	1.2	_	1.5	_	ns
t _{WES}	GW, BW _X setup before CLK rise	1.2	_	1.5	_	ns
t _{CENS}	CEN setup before CLK rise	1.2	_	1.5	_	ns
t _{DS}	Data input setup before CLK rise	1.2	_	1.5	_	ns
t _{CES}	Chip enable setup before CLK rise	1.2	_	1.5	_	ns
Hold Times			•	•	•	
t _{AH}	Address hold after CLK rise	0.5	_	0.5	_	ns
t _{ALH}	ADV/LD hold after CLK rise	0.5	-	0.5	-	ns
t _{WEH}	GW, BW _X hold after CLK rise	0.5	_	0.5	_	ns
t _{CENH}	CEN hold after CLK rise	0.5	_	0.5	_	ns
t _{DH}	Data input hold after CLK rise	0.5	_	0.5	_	ns
t _{CEH}	Chip enable hold after CLK rise	0.5	_	0.5	_	ns

Notes

17. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

18. Test conditions shown in (a) of Figure 3 on page 11 unless otherwise noted.

19. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a Read or Write operation can be initiated.

20. the proof of Figure 3 on page 11. Transition is measured ±200 mV from steady-state voltage.

^{20.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 3 on page 11. Transition is measured ±200 mV from steady-state voltage. 21. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tristate prior to low Z under the same system conditions.

^{22.} This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 4. Read/Write Timing [23, 24, 25] 7 10 1 2 8 9 t CYC CLK tCENS | tCENH t_{CL} CEN ^tCEH CE ADV/LD 7 WE BW[A:D] ADDRESS 7 A4 Α6 tco tDS ^tDH $^{\rm t}$ DOH tCLZ ^tOEV tCHZ tAS ^tAH Data Q(A4+1) ₩ Q(A4) D(A5) In-Out (DQ) $^{\mathrm{t}}\mathrm{OEHZ}$ ^tDOH ŌE ^tOELZ WRITE WRITE **BURST** READ READ **BURST** WRITE READ WRITE DESELECT D(A1) D(A2) WRITE Q(A3) Q(A4) READ D(A5) Q(A6) D(A7) D(A2+1) Q(A4+1)




Notes

^{23.} For this waveform $\underline{\sf ZZ}$ is tied LOW.

^{24.} When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW or $\overline{\text{CE}}_3$ is HIGH. 25. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)



- 26. For this waveform ZZ is tied LOW.
- 27. When CE is LOW, CE₁ is LOW, CE₂ is HIGH and CE₃ is LOW. When CE is HIGH, CE₁ is HIGH or CE₂ is LOW or CE₃ is HIGH.

 28. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.
- 29. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
- 30. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

The following table contains only the list of parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products. and refer to the product summary page at http://www.cypress.com/products.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram		Operating Range
133	CY7C1350G-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1350G-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial
200	CY7C1350G-200AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1350G-200AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial


Ordering Code Definitions





Package Diagrams

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050





51-85050 *E



Package Diagrams

Figure 8. 119-ball BGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





NOTE: Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 *D



Acronyms

Acronym	Description	
BGA	Ball Grid Array	
CE	Chip Enable	
CEN	Clock Enable	
CMOS	Complementary Metal Oxide Semiconductor	
EIA	Electronic Industries Alliance	
I/O	Input/Output	
JEDEC	Joint Electron Devices Engineering Council	
NoBL	No Bus Latency	
ŌĒ	Output Enable	
SRAM	Static Random Access Memory	
TQFP	Thin Quad Flat Pack	
TTL	Transistor-Transistor Logic	
WE	Write Enable	

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nm	nanometer
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Errata

This section describes the Ram9 NoBL ZZ pin issue. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

Part Numbers Affected

Density & Revision	Package Type	Operating Range
4Mb-Ram9 NoBL™ SRAMs: CY7C135*G	100-pin TQFP	Commercial/ Industrial
	119-ball BGA	Commercial

Product Status

All of the devices in the Ram9 4Mb NoBL family are qualified and available in production quantities.

Ram9 NoBL ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 4Mb NoBL family devices.

Item	Issues	Description	Device	Fix Status
1.		When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	,	For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.

1. ZZ Pin Issue

■ PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

- TRIGGER CONDITIONS
 Device operated with ZZ pin left floating.
- SCOPE OF IMPACT
 When the ZZ pin is left floating, the device delivers incorrect data.
- WORKAROUND

 Tie the ZZ pin externally to ground.
- **FIX STATUS**

For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.



Document History Page

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	224380	See ECN	RKF	New data sheet.
*A	276690	See ECN	VBL	Updated Ordering Information (Changed TQFP package to Pb-free TQFP package, added comment of BGA Pb-free package availability below the table).
*B	332895	See ECN	SYT	Changed status from Preliminary to Final. Updated Features (Removed 225 MHz and 100 MHz frequencies related information). Updated Selection Guide (Removed 225 MHz and 100 MHz frequencies related information). Updated Pin Configurations (Modified Address Expansion balls in the pinouts for 119-ball BGA Package as per JEDEC standards). Updated Electrical Characteristics (Updated test conditions for V_{OL} and V_{OH} parameters, removed 225 MHz and 100 MHz frequencies related information). Updated Thermal Resistance (Replaced TBD's for Θ_{JA} and Θ_{JC} to their respective values). Updated Switching Characteristics (Removed 225 MHz and 100 MHz frequencies related information). Updated Ordering Information (By removing Shaded Parts, changed the package name for 100-pin TQFP from A100RA to A101, removed comment on the availability of BGA Pb-free package).
*C	351194	See ECN	PCI	Updated Ordering Information (Updated part numbers).
*D	419264	See ECN	RXU	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Updated Note 15 (Changed test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$), changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE"). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Updated Package Diagrams.
*E	419705	See ECN	RXU	Updated Features (Added 100 MHz frequency related information). Updated Selection Guide (Added 100 MHz frequency related information). Updated Electrical Characteristics (Added 100 MHz frequency related information). Updated Switching Characteristics (Added 100 MHz frequency related information).
*F	480368	See ECN	VKN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V _{DDQ} Relative to GND). Updated Ordering Information (Updated part numbers).
*G	2896584	03/20/2010	NJY	Updated Ordering Information (Removed obsolete part numbers). Updated Package Diagrams.
*H	3053085	10/08/2010	NJY	Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*	3211361	03/31/2011	CS	Updated Ordering Information (Added CY7C1350G-133BGXC part number)
*J	3353361	08/24/2011	PRIT	Updated Functional Description (Updated Note as "For best practices recommendations, refer to SRAM System Design Guidelines." and referred the note in same place in this section). Updated Package Diagrams.



Document History Page (continued)

	t Title: CY7C t Number: 38		(128 K × 36) Pipelined SRAM with NoBL™ Architecture
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*K	3590312	05/10/2012	NJY / PRIT	Updated Features (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Functional Description (Removed the Note "For best practices recommendations, refer to SRAM System Design Guidelines."). Updated Selection Guide (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Functional Overview (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Electrical Characteristics (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Switching Characteristics (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information).
*L	3753416	09/24/2012	PRIT	Updated Package Diagrams (spec 51-85115 (Changed revision from *C to *D)).
*M	3990978	05/04/2013	PRIT	Added Errata.
*N	4039645	06/25/2013	PRIT	Added Errata Footnotes. Updated in new template.
*O	4150716	12/13/2013	PRIT	Updated Errata.
*P	4574263	11/19/2014	PRIT	Added related documentation hyperlink in page 1. Updated package diagram Removed pruned part CY7C1350G-133BGXC.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.